|
|||
|
|
|
|
|
|
|||||||||
|
PCI Bus Analyzers from VMETROVMETRO's PCI Bus Analyzers from VMETRO offer unique test and debugging capabilities for development, system integration and manufacturing of computer systems based on popular standard buses such as PCI-X, PCI, PCI Express, CompactPCI and PMC Vanguard PCI Bus Analyzer Vanguard PCI-X Bus Analyzer for single slot systems Vanguard PMC Bus Analyzer Vanguard VME Bus Analyzer Vanguard CompactPCI Bus Analyzer Vanguard Express PCI Express Analyzer Vanguard Express XMC Analyzer The latest from the range of PCI bus analyzers are the Vanguard Networked Bus Analyzers & Exercisers. These are designed for debugging, testing and validation of next-generation PCI-X boards and systems. The Vanguard Networked Bus Analyzers are complete solutions for PCI / PCI-X analysis, exercising, protocol detection, and compliance checking. All the Vanguard bus analyzers include a 10/100 Mbit/s Ethernet interface, taking the power and flexibility found in VMETRO’s range of PCI Bus Analyzers to unprecedented levels of productivity. The product range is the culmination of VMETRO’s 18 years of design experience. VMETRO has been providing engineers with the most effective and powerful tools for debugging, testing and validating next-generation designs. The Networked Bus Analyzer includes a very powerful state analyzer with a 256 bit wide 2M Sample trace memory. VMETRO’s unique hardware demultiplexing of samples simplifies specification of triggers and improves trace readability. Advanced features such as triggering on an address inside a burst and specifying true Address and Data ranges are also included. Bus Analyzers for PCI Express, PCI-X, PCI, CompactPCI and PMC are indispensable tools for debugging hardware and software. They can be operated through Ethernet, USB or RS232 from a PC with Windows and the BusView graphical user-interface, or from a terminal/terminal-emulator, e.g. in a UNIX environment. VMETRO has provided system developers and designers with bus analyzers that have reduced their project development time considerably. |
|
|||||||||||
|
|||||||||